And I'd love to use SymbiFlow / yosys but,
1) I'm using VHDL not Verilog and the VHDL frontends for yosys don't look too stable and/or maintained.
2) nextpnr, etc don't support the Xilinx chips I'm using
Welcome to your niu world ! We are a cute and loving international community Ｏ(≧▽≦)Ｏ !